Commit Graph

18 Commits

Author SHA1 Message Date
Yannick Reiß 721b1fb5c6
Testbenches 2024-02-04 12:08:07 +01:00
= a519e55f5b Add Cpu16 bitstraem 2024-02-01 09:16:47 +01:00
= 3bc4b6855e Add example PMem, Connect constraints 2024-02-01 09:11:45 +01:00
= fd8b4f9f85 Add constraints 2024-02-01 09:11:13 +01:00
= 3e8a72fa05 Add unconditional jump expressions 2024-02-01 08:01:24 +01:00
= d27dee2745 Jump only if branch acknowledges 2024-02-01 07:49:29 +01:00
= 8c4286cd90 Always using 32 bit instructions, Implement enable handler 2024-02-01 07:47:21 +01:00
= d57ca49821 Implement and connect branch 2024-02-01 06:58:12 +01:00
= 8f14afc6ec Removed Bus access from RAM 2024-01-31 17:39:33 +01:00
Yannick Reiß fafd9320af
Connecting I2C 2024-01-31 15:20:17 +01:00
Yannick Reiß 4385bc6dcc
Forgot signal keywords 2024-01-31 14:54:08 +01:00
Yannick Reiß 18010b4821
Implement clock splitter for I2C 2024-01-31 14:52:46 +01:00
Yannick Reiß f8076f66cb
Fix loop assignment 2024-01-31 13:18:15 +01:00
Yannick Reiß 34bc6162ed
Not driving multiple ports now 2024-01-31 13:16:09 +01:00
Yannick Reiß c1ddd00634
Add I2C Entity 2024-01-31 13:12:34 +01:00
Yannick Reiß c5853fc280
Add I2C to RAM 2024-01-31 12:47:15 +01:00
Yannick Reiß 9505af3467
RISCV V1 2024-01-30 21:50:57 +01:00
Yannick Reiß 683ac9a8d4
init 2024-01-30 09:42:06 +01:00